

□ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

Results for "(dhong s. h.<in>au)"

Your search matched 26 of 1461305 documents.

A maximum of 26 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 [e-mail](#)  [printer friendly](#)

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

(dhong s. h.<in>au)

[Search](#) 

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)

[Select All](#) [Deselect All](#)

[1-25](#) | [26-26](#)

- ☐ **26. Characteristics of vertical p-channel MOSFETs for high density circuit application**
Wen, D.S.; Chang, W.H.; Rajeevakumar, T.V.; Bronner, G.B.; McFarland, P.A.; Lii, Y.; Chen, T.C.; Pesavento, F.L.; Manny, M.P.; Hwang, W.; Dhong, S.H.;
[VLSI Technology, Systems, and Applications, 1991. Proceedings of Technical Papers, 1991 International Symposium on](#)
22-24 May 1991 Page(s):376 - 379
Digital Object Identifier 10.1109/VTSA.1991.246728
[AbstractPlus](#) | Full Text: [PDF\(228 KB\)](#) IEEE CNF
[Rights and Permissions](#)

[1-25](#) | [26-26](#)

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by


Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(dhong s. h.<in>au)"

Your search matched 26 of 1461305 documents.

A maximum of 26 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

(dhong s. h.<in>au)

Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

view selected items

[Select All](#) [Deselect All](#)

1-25 | [26-26](#)

- ☐ 1. **Circuit Design Techniques for a First-Generation Cell Broadband Engine Processor**
Warnock, J.; Wendel, D.; Aipperspach, T.; Behnen, E.; Cordes, R.A.; Dhong, S.H.; Hirairi, K.; Murakami, H.; Onishi, S.; Pham, D.C.; Pille, J.; Posluszny, S.D.; Takahashi, O.; Wen, H.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 41, Issue 8, Aug. 2006 Page(s):1692,- 1706
Digital Object Identifier 10.1109/JSSC.2006.877234
[AbstractPlus](#) | Full Text: [PDF\(2344 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor**
Hwa-Joon Oh; Mueller, S.M.; Jacobi, C.; Tran, K.D.; Cottier, S.R.; Michael, B.W.; Nishikawa, H.; Totsuka, Y.; Namatame, T.; Yano, N.; Machida, T.; Dhong, S.H.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 41, Issue 4, April 2006 Page(s):759 - 771
Digital Object Identifier 10.1109/JSSC.2006.870924
[AbstractPlus](#) | Full Text: [PDF\(1296 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **The microarchitecture of the synergistic processor for a cell processor**
Flachs, B.; Asano, S.; Dhong, S.H.; Hofstee, H.P.; Gervais, G.; Roy Kim; Le, T.; Peichun Liu; Leenstra, J.; Liberty, J.; Michael, B.; Hwa-Joon Oh; Mueller, S.M.; Takahashi, O.; Hatakeyama, A.; Watanabe, Y.; Yano, N.; Brokenshire, D.A.; Peyravian, M.; Vandung To; Iwata, E.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 41, Issue 1, Jan. 2006 Page(s):63 - 70
Digital Object Identifier 10.1109/JSSC.2005.859332
[AbstractPlus](#) | Full Text: [PDF\(680 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. **Low-power design approach of 11F04 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor**
Asano, T.; Silberman, J.; Dhong, S.H.; Takahashi, O.; White, M.; Cottier, S.; Nakazato, T.; Kawasumi, A.; Yoshihara, H.;
[Micro, IEEE](#)
Volume 25, Issue 5, Sept.-Oct. 2005 Page(s):30 - 38
Digital Object Identifier 10.1109/MM.2005.94
[AbstractPlus](#) | Full Text: [PDF\(208 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **Power-conscious design of the Cell processor's synergistic processor element**
Takahashi, O.; Cottier, S.; Dhong, S.H.; Flachs, B.; Silberman, J.;
[Micro, IEEE](#)
Volume 25, Issue 5, Sept.-Oct. 2005 Page(s):10 - 18

6. **Minimum-width control-current pulse for Josephson logic gates**
Dhong, S.H.; Van Duzer, T.;
[Electron Devices, IEEE Transactions on](#)
Volume 27, Issue 10, Oct 1980 Page(s):1965 - 1973
[AbstractPlus](#) | Full Text: [PDF\(856 KB\)](#) IEEE JNL
[Rights and Permissions](#)
7. **Design and characteristics of a lightly doped drain (LDD) device fabricated with self-aligned titanium disilicide**
Fang-Shi J. Lai; Jack Yuan-Chen Sun; Dhong, S.H.;
[Electron Devices, IEEE Transactions on](#)
Volume 33, Issue 3, Mar 1986 Page(s):345 - 353
[AbstractPlus](#) | Full Text: [PDF\(1184 KB\)](#) IEEE JNL
[Rights and Permissions](#)
8. **Corrections to "Design and characteristics of a lightly doped drain (LDD) device fabricated with self-aligned titanium disilicide**
Fang-Shi Lai; Jack Yuan-Chen Sun; Dhong, S.H.;
[Electron Devices, IEEE Transactions on](#)
Volume 33, Issue 7, Jul 1986 Page(s):1079 - 1079
[AbstractPlus](#) | Full Text: [PDF\(27 KB\)](#) IEEE JNL
[Rights and Permissions](#)
9. **A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing**
Lu, N.C.-C.; Bronner, G.B.; Kitamura, K.; Scheuerlein, R.E.; Henkels, W.H.; Dhong, S.H.; Katayama, Y.; Kiriha, T.; Nijima, H.; Franch, R.L.; Wang, W.; Nishiwaki, M.; Pesavento, F.L.; Rajeevakumar, T.V.; Sakaue, Y.; Suzuki, Y.; Iguchi, Y.; Yano, E.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 24, Issue 5, Oct 1989 Page(s):1198 - 1205
Digital Object Identifier 10.1109/JSSC.1989.572579
[AbstractPlus](#) | Full Text: [PDF\(1392 KB\)](#) IEEE JNL
[Rights and Permissions](#)
10. **A large V_{DS} data retention test pattern for DRAM's**
Franch, R.L.; Dhong, S.H.; Scheuerlein, R.E.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 27, Issue 8, Aug. 1992 Page(s):1214 - 1217
Digital Object Identifier 10.1109/4.148333
[AbstractPlus](#) | Full Text: [PDF\(276 KB\)](#) IEEE JNL
[Rights and Permissions](#)
11. **A 14-ns 14-Mb CMOS DRAM with 300-mW active power**
Kiriha, T.; Dhong, S.H.; Kitamura, K.; Sunaga, T.; Katayama, Y.; Scheuerlein, R.E.; Satoh, A.; Sakaue, Y.; Tobimatsu, K.; Hosokawa, K.; Saitoh, T.; Yoshikawa, T.; Hashimoto, H.; Kazusawa, M.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 27, Issue 9, Sept. 1992 Page(s):1222 - 1228
Digital Object Identifier 10.1109/4.149425
[AbstractPlus](#) | Full Text: [PDF\(788 KB\)](#) IEEE JNL
[Rights and Permissions](#)
12. **A pulsed sensing scheme with a limited bit-line swing**
Scheuerlein, R.E.; Katayama, Y.; Kiriha, T.; Sakaue, Y.; Satoh, A.; Sunaga, T.; Yoshikawa, T.; Kitamura, K.; Dhong, S.H.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 27, Issue 4, April 1992 Page(s):678 - 682
Digital Object Identifier 10.1109/4.126563
[AbstractPlus](#) | Full Text: [PDF\(452 KB\)](#) IEEE JNL
[Rights and Permissions](#)

13. **A variable precharge voltage sensing**
 Eirihata, T.; Dhong, S.H.; Terman, L.M.; Sunaga, T.; Taira, Y.;
[Solid-State Circuits, IEEE Journal of](#)
 Volume 30, Issue 1, Jan. 1995 Page(s):25 - 28
 Digital Object Identifier 10.1109/4.350198
[AbstractPlus](#) | Full Text: [PDF\(412 KB\)](#) IEEE JNL
[Rights and Permissions](#)
14. **1-GHz fully pipelined 3.7-ns address access time 8 k×1024 embedded synchronous DRAM macro**
 Takahashi, O.; Dhong, S.H.; Ohkubo, M.; Onishi, S.; Dennard, R.H.; Hannon, R.; Crowder, S.; Iyer, S.S.; Wordeman, M.R.; Davari, B.; Weinberger, W.B.; Aoki, N.;
[Solid-State Circuits, IEEE Journal of](#)
 Volume 35, Issue 11, Nov. 2000 Page(s):1673 - 1679
 Digital Object Identifier 10.1109/4.881214
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(180 KB\)](#) IEEE JNL
[Rights and Permissions](#)
15. **The Power Conscious Synergistic Processor Element of a Cell Processor**
 Osamu Takahashi; Cottier, S.; Dhong, S.H.; Flachs, B.; Koji Hirairi; Hofstee, H.P.; Michael, B.; Noro, H.; Wendel, D.; White, M.;
[Asian Solid-State Circuits Conference, 2005](#)
 Nov. 2005 Page(s):21 - 24
 Digital Object Identifier 10.1109/ASSCC.2005.251779
[AbstractPlus](#) | Full Text: [PDF\(572 KB\)](#) IEEE CNF
[Rights and Permissions](#)
16. **The circuit design of the synergistic processor element of a CELL processor**
 Takahashi, O.; Cook, R.; Cottier, S.; Dhong, S.H.; Flachs, B.; Hirairi, K.; Kawasumi, A.; Murakami, H.; Noro, H.; Oh, H.; Onish, S.; Pille, J.; Silberman, J.;
[Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on](#)
 6-10 Nov. 2005 Page(s):111 - 117
 Digital Object Identifier 10.1109/ICCAD.2005.1560049
[AbstractPlus](#) | Full Text: [PDF\(649 KB\)](#) IEEE CNF
[Rights and Permissions](#)
17. **A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor**
 Dhong, S.H.; Takahashi, O.; White, M.; Asano, T.; Nakazato, T.; Silberman, J.; Kawasumi, A.; Yoshihara, H.;
[Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International](#)
 6-10 Feb. 2005 Page(s):486 - 612 Vol. 1
 Digital Object Identifier 10.1109/ISSCC.2005.1494081
[AbstractPlus](#) | Full Text: [PDF\(507 KB\)](#) | [Multimedia](#) IEEE CNF
[Rights and Permissions](#)
18. **The vector floating-point unit in a synergistic processor element of a CELL processor**
 Mueller, S.M.; Jacobi, C.; Oh, H.-J.; Tran, K.D.; Cottier, S.R.; Michael, B.W.; Nishikawa, H.; Totsuka, Y.; Namatame, T.; Yano, N.; Machida, T.; Dhong, S.H.;
[Computer Arithmetic, 2005. ARITH-17 2005. 17th IEEE Symposium on](#)
 27-29 June 2005 Page(s):59 - 67
 Digital Object Identifier 10.1109/ARITH.2005.45
[AbstractPlus](#) | Full Text: [PDF\(248 KB\)](#) IEEE CNF
[Rights and Permissions](#)
19. **A streaming processing unit for a CELL processor**
 Flachs, B.; Asano, S.; Dhong, S.H.; Hotstee, P.; Gervais, G.; Kim, R.; Le, T.; Liu, P.; Leenstra, J.; Liberty, J.; Michael, B.; Oh, H.; Mueller, S.M.; Takahashi, O.; Hatakeyama, A.; Watanabe, Y.; Yano, N.;
[Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International](#)
 6-10 Feb. 2005 Page(s):134 - 135 Vol. 1
 Digital Object Identifier 10.1109/ISSCC.2005.1493905
[AbstractPlus](#) | Full Text: [PDF\(863 KB\)](#) | [Multimedia](#) IEEE CNF

20. **The circuits and physical design of the synergistic processor element of a CELL processor**
 Takahashi, O.; Cook, R.; Cottier, S.; Dhong, S.H.; Flachs, B.; Hirairi, K.; Kawasumi, A.; Murakami, H.; Noro, H.; Oh, H.; Onishi, S.; Pille, J.; Silberman, J.; Yong, S.;
[VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on](#)
 16-18 June 2005 Page(s):20 - 23
 Digital Object Identifier 10.1109/VLSIC.2005.1469324
[AbstractPlus](#) | Full Text: [PDF\(983 KB\)](#) IEEE CNF
[Rights and Permissions](#)
21. **A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor**
 Hwa-Joon Oh; Mueller, S.M.; Jacobi, C.; Tran, K.D.; Cottier, S.R.; Michael, B.W.; Nishikawa, H.; Totsuka, Y.; Namatame, T.; Yano, N.; Machida, T.; Dhong, S.H.;
[VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on](#)
 16-18 June 2005 Page(s):24 - 27
 Digital Object Identifier 10.1109/VLSIC.2005.1469325
[AbstractPlus](#) | Full Text: [PDF\(470 KB\)](#) IEEE CNF
[Rights and Permissions](#)
22. **High-speed, power-conscious circuit design techniques for high-performance computing**
 Takahashi, O.; Dhong, S.H.; Hofstee, P.; Silberman, J.;
[VLSI Technology, Systems, and Applications, 2001. Proceedings of Technical Papers. 2001 International Symposium on](#)
 18-20 April 2001 Page(s):279 - 282
 Digital Object Identifier 10.1109/VTSA.2001.934539
[AbstractPlus](#) | Full Text: [PDF\(436 KB\)](#) IEEE CNF
[Rights and Permissions](#)
23. **470 ps 64-bit parallel binary adder [for CPU chip]**
 Jaehong Park; Ngo, H.C.; Silberman, J.A.; Dhong, S.H.;
[VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on](#)
 15-17 June 2000 Page(s):192 - 193
 Digital Object Identifier 10.1109/VLSIC.2000.852887
[AbstractPlus](#) | Full Text: [PDF\(172 KB\)](#) IEEE CNF
[Rights and Permissions](#)
24. **Self resetting logic register and incrementer**
 Haring, R.A.; Milshtein, M.S.; Chappell, T.I.; Dhong, S.H.; Chappell, B.A.;
[VLSI Circuits, 1996. Digest of Technical Papers. 1996 Symposium on](#)
 13-15 June 1996 Page(s):18 - 19
 Digital Object Identifier 10.1109/VLSIC.1996.507699
[AbstractPlus](#) | Full Text: [PDF\(152 KB\)](#) IEEE CNF
[Rights and Permissions](#)
25. **A Pulsed Sensing Scheme With A Limited Bit-Line Swing**
 Kiriata, T.; Katayama, Y.; Scheuerlein, R.E.; Sakaue, Y.; Satoh, A.; Sunaga, T.; Yoshikawa, T.; Kitamura, K.; Dhong, S.H.;
[VLSI Circuits, 1991. Digest of Technical Papers. 1991 Symposium on](#)
 May 30-June 1, 1991 Page(s):63 - 64
[AbstractPlus](#) | Full Text: [PDF\(144 KB\)](#) IEEE CNF
[Rights and Permissions](#)

□ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

Results for "(oh h. -j.<in>au)"

Your search matched 12 of 1461305 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#) [printer friendly](#)

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

range

[Search](#)

☒ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#) [Select All](#) [Deselect All](#)

1. **On the use of interpolated second-order polynomials for efficient filter design in programmable downconversion**
 Oh, H.J.; Sunbin Kim; Ginkyu Choi; Lee, Y.H.;
[Selected Areas in Communications, IEEE Journal on](#)
 Volume 17, Issue 4, April 1999 Page(s):551 - 560
 Digital Object Identifier 10.1109/49.761035
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(248 KB\)](#) IEEE JNL
[Rights and Permissions](#)
2. **Design of discrete coefficient FIR and IIR digital filters with prefilter-equalizer structure using linear programming**
 Oh, H.J.; Lee, Y.H.;
[Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on \[see also Circuits and Systems II: Express Briefs, IEEE Transactions on\]](#)
 Volume 47, Issue 6, June 2000 Page(s):562 - 565
 Digital Object Identifier 10.1109/82.847076
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(148 KB\)](#) IEEE JNL
[Rights and Permissions](#)
3. **High-density low-power-operating DRAM device adopting 6F/sup 2/ cell scheme with novel S-RCAT structure on 80nm feature size and beyond**
 Oh, H.J.; Kim, J.Y.; Kim, J.H.; Park, S.G.; Kim, D.H.; Kim, S.E.; Woo, D.S.; Lee, Y.S.; Ha, G.W.; Park, J.M.; Kang, N.J.; Kim, H.J.; Hwang, J.S.; Kim, B.Y.; Kim, D.I.; Cho, Y.S.; Choi, J.K.; Lee, B.H.; Kim, S.B.; Cho, M.H.; Kim, Y.I.; Choi, J.; Shin, D.W.; Shim, M.S.; Choi, W.T.; Lee, G.P.; Park, Y.J.; Lee, W.S.; Ryu, B.I.;
[Solid-State Device Research Conference, 2005. ESSDERC 2005. Proceedings of 35th European](#)
 12-16 Sept. 2005 Page(s):177 - 180
 Digital Object Identifier 10.1109/ESSDER.2005.1546614
[AbstractPlus](#) | Full Text: [PDF\(803 KB\)](#) IEEE CNF
[Rights and Permissions](#)
4. **The vector floating-point unit in a synergistic processor element of a CELL processor**
 Mueller, S.M.; Jacobi, C.; Oh, H.-J.; Tran, K.D.; Cottier, S.R.; Michael, B.W.; Nishikawa, H.; Totsuka, Y.; Namatame, T.; Yano, N.; Machida, T.; Dhong, S.H.;
[Computer Arithmetic, 2005. ARITH-17 2005. 17th IEEE Symposium on](#)
 27-29 June 2005 Page(s):59 - 67
 Digital Object Identifier 10.1109/ARITH.2005.45
[AbstractPlus](#) | Full Text: [PDF\(248 KB\)](#) IEEE CNF
[Rights and Permissions](#)
5. **S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond**

Kim, J.V.; Oh, H.J.; Woo, D.S.; Lee, Y.S.; Kim, D.H.; Kim, S.E.; Ha, G.W.; Kim, H.J.; Kang, N.J.; Park, J.M.; Hwang, Y.S.; Kim, D.I.; Park, B.J.; Huh, M.; Lee, B.H.; Kim, S.B.; Cho, M.H.; Jung, M.Y.; Kim, Y.I.; Jin, C.; Shin, D.W.; Shim, M.S.; Lee, C.S.; Lee, W.S.; Park, J.C.; Jin, G.Y.; Park, Y.J.; Kinam Kim;

VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on
14-16 June 2005 Page(s):34 - 35

Digital Object Identifier 10.1109/2005.1469201

[AbstractPlus](#) | Full Text: [PDF\(838 KB\)](#) IEEE CNF

[Rights and Permissions](#)

6. **The excellent scalability of the RCAT (recess-channel-array-transistor) technology for sub-70nm DRAM feature size and beyond**

Kim, J.Y.; Woo, D.S.; Oh, H.J.; Kim, H.J.; Kim, S.E.; Park, B.J.; Kwon, J.M.; Shim, M.S.; Ha, G.W.; Song, J.W.; Kang, N.J.; Park, J.M.; Hwang, H.K.; Song, S.S.; Hwang, Y.S.; Kim, D.I.; Kim, D.H.; Huh, M.; Han, D.H.; Lee, C.S.; Park, S.J.; Kim, Y.R.; Lee, Y.S.; Jung, M.Y.; Kim, Y.I.; Lee, B.H.; Cho, M.H.; Choi, W.T.; Kim, H.S.; Jin, G.Y.; Park, Y.J.; Kinam Kim;

VLSI Technology, 2005. (VLSI-TSA-Tech). 2005 IEEE VLSI-TSA International Symposium on
25-27 April 2005 Page(s):33 - 34

Digital Object Identifier 10.1109/VTSA.2005.1497071

[AbstractPlus](#) | Full Text: [PDF\(165 KB\)](#) IEEE CNF

[Rights and Permissions](#)

7. **A mechanically enhanced storage node for virtually unlimited height (MESH) capacitor aiming at sub 70nm DRAMs**

Kim, D.H.; Kim, J.Y.; Huh, M.; Hwang, Y.S.; Park, J.M.; Han, D.H.; Kim, D.I.; Cho, M.H.; Lee, B.H.; Hwang, H.K.; Song, J.W.; Kang, N.J.; Ha, G.W.; Song, S.S.; Shim, M.S.; Kim, S.E.; Kwon, J.M.; Park, B.J.; Oh, H.J.; Kim, H.J.; Woo, D.S.; Jeong, M.Y.; Kim, Y.I.; Lee, Y.S.; Shin, J.C.; Seo, J.W.; Jeong, S.S.; Yoon, K.H.; Ahn, T.H.; Lee, J.B.; Hyung, Y.W.; Park, S.J.; Choi, W.T.; Jin, G.Y.; Park, Y.G.; Kim, K.;

Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International
13-15 Dec. 2004 Page(s):69 - 72

Digital Object Identifier 10.1109/IEDM.2004.1419067

[AbstractPlus](#) | Full Text: [PDF\(1946 KB\)](#) IEEE CNF

[Rights and Permissions](#)

8. **Novel robust cell capacitor (Leaning Exterminated Ring type Insulator) and new storage node contact (Top Spacer Contract) for 70nm DRAM technology and beyond**

Park, J.M.; Hwang, Y.S.; Shin, D.W.; Huh, M.; Kim, D.H.; Hwang, H.K.; Oh, H.J.; Song, J.W.; Kang, N.J.; Lee, B.H.; Yun, C.J.; Shim, M.S.; Kim, S.E.; Kim, J.Y.; Kwon, J.M.; Park, B.J.; Lee, J.W.; Kim, D.I.; Cho, M.H.; Jeong, M.Y.; Kim, H.J.; Kim, H.S.; Jin, G.Y.; Park, Y.G.; Kinam Kim;

VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on
15-17 June 2004 Page(s):34 - 35

Digital Object Identifier 10.1109/VLSIT.2004.1345377

[AbstractPlus](#) | Full Text: [PDF\(322 KB\)](#) IEEE CNF

[Rights and Permissions](#)

9. **Determination of the work function of the Co thin films by using /spl gamma/-FIB system**

Oh, H.J.; Hyun, J.W.; Lim, Y.C.; Kim, S.S.; Kim, T.W.; Choi, E.H.; Kang, S.O.;
Plasma Science, 2003. ICOPS 2003. IEEE Conference Record - Abstracts. The 30th
International Conference on
2-5 June 2003 Page(s):426

Digital Object Identifier 10.1109/PLASMA.2003.1229993

[AbstractPlus](#) | Full Text: [PDF\(180 KB\)](#) IEEE CNF

[Rights and Permissions](#)

10. **Study on the surface reaction kinetics of InGaAs related materials MOCVD through analyses of growth rate distribution in the selective area growth**

Oh, H.J.; Im, I.T.; Sugiyama, M.; Nakaro, Y.; Shimogaki, Y.;
Indium Phosphide and Related Materials, 2003. International Conference on
12-16 May 2003 Page(s):397 - 400

[AbstractPlus](#) | Full Text: [PDF\(332 KB\)](#) IEEE CNF

[Rights and Permissions](#)

11. **Web-based configurable connection management objects over open information networking**

Oh, H.-J.; Lee, K.-H.;

Network Operations and Management Symposium, 2000. NOMS 2000. 2000 IEEE/IFIP

10-14 April 2000 Page(s):927 - 928

Digital Object Identifier 10.1109/NOMS.2000.830440

AbstractPlus | Full Text: PDF(104 KB) IEEE CNF

Rights and Permissions

12. **Measurement Of Secondary Electron Emission Coefficient From MgO Protecting Layer**

Choi, E.H.; Oh, H.J.; Kim, Y.G.; Ko, J.J.; Cho, T.S.; Kim, D.I.; Cho, G.S.; Kang, S.O.;

Microprocesses and Nanotechnology Conference, 1998 International

13-16 July 1998 Page(s):288 - 290

AbstractPlus | Full Text: PDF(132 KB) IEEE CNF

Rights and Permissions

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by
 Inspec

Inventor Information for 10/687437

Inventor Name	City	State/Country
<u>DHONG, SANG HOO</u>	AUSTIN	TEXAS
<u>MUELLER, SILVIA MELITTA</u>	ST. INGBERT	GERMANY
<u>NISHIKAWA, HIROO</u>	SHIGA	JAPAN
<u>OH, HWA-JOON</u>	AUSTIN	TEXAS

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)[Foreign Data](#)[Invento](#)

Search Another: Application#

or Patent#

PCT /

or PG PUBS #

Attorney Docket #

Bar Code #

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Inventor Name Search Result

Your Search was:

Last Name = DHONG

First Name = SANG HOO

Application#	Patent#	Status	Date Filed	Title	Inventor Name
07355232	4954854	250	05/22/1989	CROSS-POINT LIGHTLY-DOPED DRAIN-SOURCE TRENCH TRANSISTOR AND FABRICATION PROCESS THEREFOR	DHONG, SANG HOO
07428100	4920065	250	10/27/1989	METHOD OF MAKING ULTRA DENSE DRAM CELLS	DHONG, SANG HOO
07729120	5280452	250	07/12/1991	POWER SAVING SEMSING CIRCUITS FOR DYNAMIC RANDOM ACCESS MEMORY	DHONG, SANG HOO
07787196	5170243	250	11/04/1991	BIT LINE CONFIGURATION FOR SEMICONDUCTOR MEMORY	DHONG, SANG HOO
07880286	5162668	150	05/04/1992	SMALL DROPOUT ON-CHIP VOLTAGE REGULATORS WITH BOOSTED POWER SUPPLY	DHONG, SANG HOO
07888226	5303196	250	05/22/1992	OPEN BIT LINE MEMORY DEVICES AND OPERATIONAL METHOD	DHONG, SANG HOO
07901281	5331189	250	06/19/1992	ASYMMETRIC MULTILAYERED DIELECTRIC MATERIAL AND A FLASH EEPROM USING THE SAME	DHONG, SANG HOO
08783979	5877972	150	01/15/1997	HIGH SPEED INCREMENTER WITH ARRAY METHOD	DHONG, SANG HOO
08816628	5812838	250	03/13/1997	BRANCH HISTORY TABLE	DHONG, SANG HOO
08850456	Not Issued	168	05/05/1997	METHOD AND SYSTEM FOR GENERATING A MASK WITH PRIORITY LOGIC	DHONG, SANG HOO
08853594	6003119	150	05/09/1997	A MEMORY CIRCUIT FOR REORDERING SELECTED DATA IN PARALLEL WITH SELECTION OF THE DATA FROM THE MEMORY CIRCUIT	DHONG, SANG HOO
08921076	Not Issued	161	08/29/1997	LOW-LATENCY CARRY-LOOK-AHEAD ADDER	DHONG, SANG HOO
08968120	6038659	150	11/12/1997	METHOD FOR USING READ-ONLY MEMORY TO GENERATE CONTROLS FOR MICROPROCESSOR	DHONG, SANG HOO
08971653	5964827	150	11/17/1997	HIGH-SPEED BINARY ADDER	DHONG, SANG HOO

<u>09005471</u>	<u>6035390</u>	150	01/12/1998	METHOD AND APPARATUS FOR GENERATING AND LOGICALLY COMBINING LESS THAN (LT), GREATER THAN (GT), AND EQUAL TO (EQ) CONDITION CODE BITS CONCURRENTLY WITH THE EXECUTION OF AN ARITHMETIC OR LOGICAL OPERATION	DHONG, SANG HOO
<u>09007670</u>	<u>6014763</u>	150	01/15/1998	AT-SPEED SCAN TESTING	DHONG, SANG HOO
<u>09032820</u>	<u>6104213</u>	150	03/02/1998	DOMINO LOGIC CIRCUIT HAVING A CLOCKED PRECHARGE	DHONG, SANG HOO
<u>09036187</u>	<u>6060759</u>	150	03/06/1998	METHOD AND APPARATUS FOR CREATING IMPROVED INDUCTORS FOR USE WITH ELECTRONIC OSCILLATORS	DHONG, SANG HOO
<u>09039516</u>	<u>6088763</u>	150	03/16/1998	METHOD AND APPARATUS FOR TRANSLATING AN EFFECTIVE ADDRESS TO A REAL ADDRESS WITHIN A CACHE MEMORY	DHONG, SANG HOO
<u>09046872</u>	<u>6334184</u>	150	03/24/1998	Processor And Method Of Fetching An Instruction That Select One Of A Plurality Of Decoded Fetch Addresses Generated In Parallel To Form A Memory Request	DHONG, SANG HOO
<u>09059000</u>	<u>6138208</u>	150	04/13/1998	MULTIPLE LEVEL CACHE MEMORY WITH OVERLAPPED L1 AND L2 MEMORY ACCESS	DHONG, SANG HOO
<u>09062002</u>	<u>6574698</u>	150	04/17/1998	METHOD AND SYSTEM FOR ACCESSING A CACHE MEMORY WITHIN A DATA PROCESSING SYSTEM	DHONG, SANG HOO
<u>09075918</u>	<u>6212619</u>	150	05/11/1998	SYSTEM AND METHOD FOR HIGH-SPEED REGISTER RENAMING BY COUNTING USING TABLE HAVING REGISTER BITS FOR EACH INSTRUCTION IN FLIGHT	DHONG, SANG HOO
<u>09096755</u>	Not Issued	161	06/12/1998	MULTIFUNCTIONAL MACRO	DHONG, SANG HOO
<u>09114117</u>	<u>6175852</u>	250	07/13/1998	HIGH-SPEED BINARY ADDER	DHONG, SANG HOO
<u>09139940</u>	<u>6178437</u>	250	08/25/1998	METHOD AND APPARATUS FOR ANTICIPATING LEADING DIGITS AND NORMALIZATION SHIFT AMOUNTS IN A FLOATING-POINT PROCESSOR	DHONG, SANG HOO
<u>09149229</u>	<u>6226731</u>	150	09/08/1998	METHOD AND SYSTEM FOR ACCESSING A CACHE MEMORY WITHIN A DATA-PROCESSING SYSTEM UTILIZING A PRE-CALCULATED COMPARISON ARRAY	DHONG, SANG HOO

<u>09182593</u>	<u>6345286</u>	150	10/30/1998	A 6-TO-3 CARRY-SAVE ADDER	DHONG, SANG HOO
<u>09187340</u>	<u>6076140</u>	150	11/06/1998	SET ASSOCIATIVE CACHE MEMODRY SYSTEM WITH REDUCED POWER CONSUMPTION	DHONG, SANG HOO
<u>09207482</u>	<u>6237085</u>	250	12/08/1998	PROCESSOR AND METHOD FOR GENERATING LESS THAN (LT), GREATER THAN (GT), AND EQUAL TO (EQ) CONDITION CODE BITS CONCURRENT WITH A LOGICAL OR COMPLEX OPERATION	DHONG, SANG HOO
<u>09207483</u>	<u>6282557</u>	250	12/08/1998	LOW LATENCY FUSED MULTIPLY- ADDER	DHONG, SANG HOO
<u>09244079</u>	<u>6021461</u>	150	02/04/1999	METHOD FOR REDUCING POWER CONSUMPTION IN A SET ASSOCIATIVE CACHE MEMORY SYSTEM	DHONG, SANG HOO
<u>09263031</u>	<u>6221769</u>	150	03/05/1999	METHOD FOR INTEGRATED CIRCUIT POWER AND ELECTRICAL CONNECTIONS VIA THROUGH- WAFER INTERCONNECTS	DHONG, SANG HOO
<u>09263032</u>	<u>6268660</u>	150	03/05/1999	SILICON PACKAGING WITH THROUGH WAFER INTERCONNECTS	DHONG, SANG HOO
<u>09270469</u>	<u>6360238</u>	150	03/15/1999	A LEADING ZERO /ONE ANTICIPATOR HAVING AN INTEGRATED SIGN SELECTOR	DHONG, SANG HOO
<u>09272489</u>	<u>6421699</u>	150	03/19/1999	METHOD AND SYSTEM FOR A SPEEDUP OF A BIT MULTIPLIER	DHONG, SANG HOO
<u>09290921</u>	<u>6166437</u>	150	04/12/1999	SILICON ON SILICON PACKAGE WITH PRECISION ALIGN MACRO	DHONG, SANG HOO
<u>09343450</u>	<u>6393446</u>	150	06/30/1999	32-BIT AND 64-BIT DUAL MODE ROTATOR	DHONG, SANG HOO
<u>09404283</u>	Not Issued	168	09/23/1999	HIGH-SPEED DYNAMIC MULTI-BIT COMPARATOR AND ARRAY ARCHITECTURE	DHONG, SANG HOO
<u>09418377</u>	<u>6232872</u>	250	10/14/1999	COMPARATOR	DHONG, SANG HOO
<u>09438614</u>	Not Issued	168	11/12/1999	LOW-POWER DYNAMIC LOGIC CIRCUIT	DHONG, SANG HOO
<u>09440758</u>	<u>6292027</u>	150	11/16/1999	FAST LOW-POWER LOGIC GATES AND METHOD FOR EVALUATING LOGIC SIGNALS	DHONG, SANG HOO
<u>09443205</u>	<u>6294929</u>	150	11/18/1999	BALANCED-DELAY PROGRAMMABLE LOGIC ARRAY AND METHOD FOR BALANCING PROGRAMMABLE LOGIC ARRAY DELAYS	DHONG, SANG HOO
<u>09450982</u>	<u>6239620</u>	150	11/29/1999	METHOD AND APPARATUS FOR	DHONG, SANG HOO

				GENERATING TRUE/COMPLEMENT SIGNALS	
09457938	6232798	150	12/09/1999	SELF-RESETTING CIRCUIT TIMING CORRECTION	DHONG, SANG HOO
09458405	6453390	150	12/10/1999	PROCESSOR CYCLE TIME INDEPENDENT PIPELINE CACHE AND METHOD FOR PIPELINING DATA FROM A CACHE	DHONG, SANG HOO
09465176	6453258	150	12/17/1999	OPTIMIZED BURN-IN FOR FIXED TIME DYNAMIC LOGIC CIRCUITRY	DHONG, SANG HOO
10273590	6717882	150	10/17/2002	CELL CIRCUIT FOR MULTIPOINT MEMORY USING 3-WAY MULTIPLEXER	DHONG, SANG HOO
10687437	Not Issued	30	10/16/2003	Methods and apparatus for performing multi-value range checks	DHONG, SANG HOO
10937693	Not Issued	30	09/09/2004	Construction of a folded leading zero anticipator	DHONG, SANG HOO

[Search and Display More Records.](#)

Search Another: Inventor

Last Name	First Name	
<input type="text" value="DHONG"/>	<input type="text" value="SANG HOO"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Inventor Name Search Result

Your Search was:

Last Name = MUELLER

First Name = SILVIA

Application#	Patent#	Status	Date Filed	Title	Inventor Name
11459663	Not Issued	25	07/25/2006	Leading-Zero Counter and Method to Count Leading Zeros	MUELLER, SILVIA
11462069	Not Issued	20	08/03/2006	Method and Processor for Performing a Floating-Point Instruction Within a Processor	MUELLER, SILVIA
10821606	Not Issued	30	04/08/2004	Fast operand formatting for a high performance multiply-add floating point-unit	MUELLER, SILVIA M.
10392764	7058830	150	03/19/2003	POWER SAVING IN A FLOATING POINT UNIT USING A MULTIPLIER AND ALIGNER BYPASS	MUELLER, SILVIA MELITTA
10439037	7137021	150	05/15/2003	POWER SAVING IN FPU WITH GATED POWER BASED ON OPCODES AND DATA	MUELLER, SILVIA MELITTA
10621908	7149877	150	07/17/2003	BYTE EXECUTION UNIT FOR CARRYING OUT BYTE INSTRUCTIONS IN A PROCESSOR	MUELLER, SILVIA MELITTA
10687437	Not Issued	30	10/16/2003	Methods and apparatus for performing multi-value range checks	MUELLER, SILVIA MELITTA
10718303	Not Issued	30	11/20/2003	High performance implementation of exponent adjustment in a floating point design	MUELLER, SILVIA MELITTA
10733839	Not Issued	41	12/11/2003	High speed adder design for a multiply-add based floating point unit	MUELLER, SILVIA MELITTA
10891771	Not Issued	41	07/15/2004	Protecting one-hot logic against short-circuits during power-on	MUELLER, SILVIA MELITTA
10902475	Not Issued	30	07/29/2004	Apparatus and method for reducing the latency of sum-addressed shifters	MUELLER, SILVIA MELITTA
10912480	Not Issued	30	08/05/2004	Alignment shifter supporting multiple precisions	MUELLER, SILVIA MELITTA
10982110	Not Issued	30	11/05/2004	Apparatus for controlling rounding modes in single instruction multiple data (SIMD) floating-point units	MUELLER, SILVIA MELITTA
10982111	Not Issued	71	11/05/2004	Leakage current reduction system and method	MUELLER, SILVIA MELITTA
10982119	Not Issued	30	11/05/2004	Using a leading-sign anticipator circuit for detecting sticky-bit information	MUELLER, SILVIA MELITTA

11055812	Not Issued	30	02/11/2005	Floating point unit with fused multiply add and method for calculating a result with a floating point unit	MUELLER, SILVIA MELITTA
11127848	Not Issued	41	05/12/2005	Processor having efficient function estimate instructions	MUELLER, SILVIA MELITTA
11555513	Not Issued	25	11/01/2006	Byte Execution Unit for Carrying Out Byte Instructions in a Processor	MUELLER, SILVIA MELITTA
10937693	Not Issued	30	09/09/2004	Construction of a folded leading zero anticipator	MUELLER, SILVIA MELITTA

Inventor Search Completed: No Records to Display.

Search Another: Inventor
Last Name
First Name

MUELLER
SILVIA

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Inventor Name Search Result

Your Search was:

Last Name = NISHIKAWA

First Name = HIROO

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10687437	Not Issued	30	10/16/2003	Methods and apparatus for performing multi-value range checks	NISHIKAWA, HIROO
10821606	Not Issued	30	04/08/2004	Fast operand formatting for a high performance multiply-add floating point-unit	NISHIKAWA, HIROO
10902475	Not Issued	30	07/29/2004	Apparatus and method for reducing the latency of sum-addressed shifters	NISHIKAWA, HIROO

Inventor Search Completed: No Records to Display.

Search Another: Inventor **Last Name** **First Name**
NISHIKAWA HIROO

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Inventor Name Search Result

Your Search was:

Last Name = OH

First Name = HWA-JOON

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08430542	5689621	150	04/28/1995	MODULAR FEEDFORWARD NEURAL NETWORK ARCHITECTURE WITH LEARNING	OH, HWA-JOON
09843504	6829682	150	04/26/2001	DESTRUCTIVE READ ARCHITECTURE FOR DYNAMIC RANDOM ACCESS MEMORIES	OH, HWA-JOON
09844837	6587388	150	04/27/2001	METHOD AND APPARATUS FOR REDUCING WRITE OPERATION TIME IN DYNAMIC RANDOM ACCESS MEMORIES	OH, HWA-JOON
09982163	6510093	150	10/18/2001	METHOD AND APPARATUS FOR CYCLE TIME REDUCTION IN A MEMORY SYSTEM USING ALTERNATING REFERENCE CELLS AND ISOLATED SENSE LINES	OH, HWA-JOON
10392764	7058830	150	03/19/2003	POWER SAVING IN A FLOATING POINT UNIT USING A MULTIPLIER AND ALIGNER BYPASS	OH, HWA-JOON
10439037	7137021	150	05/15/2003	POWER SAVING IN FPU WITH GATED POWER BASED ON OPCODES AND DATA	OH, HWA-JOON
10616850	6914453	150	07/10/2003	INTEGRATED LOGIC AND LATCH DESIGN WITH CLOCK GATING AT STATIC INPUT SIGNALS	OH, HWA-JOON
10621908	7149877	150	07/17/2003	BYTE EXECUTION UNIT FOR CARRYING OUT BYTE INSTRUCTIONS IN A PROCESSOR	OH, HWA-JOON
10687437	Not Issued	30	10/16/2003	Methods and apparatus for performing multi-value range checks	OH, HWA-JOON
10718303	Not Issued	30	11/20/2003	High performance implementation of exponent adjustment in a floating point design	OH, HWA-JOON
10733839	Not Issued	41	12/11/2003	High speed adder design for a multiply-add based floating point unit	OH, HWA-JOON
10821606	Not Issued	30	04/08/2004	Fast operand formatting for a high performance multiply-add floating point-unit	OH, HWA-JOON
10891771	Not	41	07/15/2004	Protecting one-hot logic against short-	OH, HWA-JOON

	Issued			curcuits during power-on	
10902475	Not Issued	30	07/29/2004	Apparatus and method for reducing the latency of sum-addressed shifters	OH, HWA-JOON
10912480	Not Issued	30	08/05/2004	Alignment shifter supporting multiple precisions	OH, HWA-JOON
10937693	Not Issued	30	09/09/2004	Construction of a folded leading zero anticipator	OH, HWA-JOON
10982110	Not Issued	30	11/05/2004	Apparatus for controlling rounding modes in single instruction multiple data (SIMD) floating-point units	OH, HWA-JOON
10982111	Not Issued	71	11/05/2004	Leakage current reduction system and method	OH, HWA-JOON
10982119	Not Issued	30	11/05/2004	Using a leading-sign anticipator circuit for detecting sticky-bit information	OH, HWA-JOON
11127848	Not Issued	41	05/12/2005	Processor having efficient function estimate instructions	OH, HWA-JOON
11555513	Not Issued	25	11/01/2006	Byte Execution Unit for Carrying Out Byte Instructions in a Processor	OH, HWA-JOON

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	<input type="button" value="Search"/>
	OH	HWA-JOON	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)



Web

Results 1 - 10 of about 51,800 for **multi-value range check**. (0.29 seconds)

Value Collection Type

I.e. the third parameter of a **range** block then always represents only the value part of the association. This also means that there is no **range check** on the ...

www.ipsi.fraunhofer.de/~rostek/sfkman3.1/valueColl.htm - 15k - [Cached](#) - [Similar pages](#)

[PDF] Design of neural networks for multi-value regression - Neural ...

File Format: PDF/Adobe Acrobat

it is necessary to design a network to **check** whether the ... estimate a **multi-value** regression mapping. The output. **range** is broken down into sub-ranges, ...

ieeexplore.ieee.org/iel5/7474/20328/00938998.pdf - [Similar pages](#)

Function with an error

Check our Computer Hardware forum | Database help forum | Cell Phones reviews ... As String) As **Range** 'Turns the string value to a **multi value range** ...

www.mcse.ms/message2368842.html - 56k - [Cached](#) - [Similar pages](#)

Referencing Parameters in Reports - Copyright 2006 Brian Bischof

Filtering on **range** and **multi-value** parameters has a few idiosyncrasies that you need ...

The first task is to **check** if the Output string has a value from a ...

www.crystalreportsbook.com/Crystal_Reports_XI.asp?Page=4_6 - 20k -

[Cached](#) - [Similar pages](#)

What's New in Recent Releases?

The R (**range check**) conversion code has been added. ... to improve compatibility of with other **multivalue** environments in queries that use breakpoints. ...

www.openqm.com/whatsnew_m.htm - 50k - [Cached](#) - [Similar pages](#)

novinky ve verzi txt

... "**Range check error**" occurred on some systems Version 2.2 build 2 (May 5, ... now adds value for **multi-value** lookup fields (instead of replacing) - File ...

www.collectorz.com/game/WhatsNew.txt - 26k - [Cached](#) - [Similar pages](#)

novinky ve verzi txt

... "**Range check error**" occurred on some systems Version 4.6 build 2 (May 5, ... value for **multi-value** lookup fields (instead of replacing) - Loan/Return ...

www.collectorz.com/book/WhatsNew.txt - 35k - [Cached](#) - [Similar pages](#)

[[More results from www.collectorz.com](#)]

Validating A Number Field

Swapping **Multi-Value** Field Values · Looping to perform lookups ... But then the next statement should **check** for a number and the **range**. ...

www.breakingpar.com/bkp/home.nsf/0/87256B280015193F8725700B00771379 - 18k -

[Cached](#) - [Similar pages](#)

Servers and Processes

Anti-spamming **check**. **Range**: **multi-value**. Default Value: none. Recipient Rewriting Rules. This parameter rewrites rules for recipients. **Range**: **multi-value** ...

www.di.unipi.it/~ghelli/didattica/bdl/A97329_03/integrate.902/a95454/ch04.htm - 151k -

[Cached](#) - [Similar pages](#)

U2 Users Group, International :: Better data through better tools.

All **MultiValue** databases support a **range** of APIs that allow to them to ... **Check** the Web Links on this site for vendors, **check** the IBM Website for docs on ...

www.u2ug.org/index.php?name=FAQ&id_cat=2 - 28k - [Cached](#) - [Similar pages](#)

multi-value range check

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2007 Google